 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| IS23SC4418 IS23SC4418 IS23SC4428 IS23SC4428 ISSI NOVEMBER 2001 ISSI (R) (R) 1-KBYTE EEPROM WITH WRITE PROTECT FUNCTION AND PROGRAMMABLE SECURITY CODE (PSC) FEATURES * * * * * * * * * * * www..com DESCRIPTION IS23SC4418 IS23SC4418 contains 1024 x 8 bits of EEPROM with programmable write protection for each byte. Random read access to any byte in the memory is always possible. The memory can also be erased and written byte by byte. Erasing old data in the byte location must be performed before new data can be written to the location. Each byte in the memory has a corresponding protect bit. The protect bits are only one-time programmable and cannot be erased. After the protect bits are enabled (logic 0), the corresponding bytes can never be changed again. A write-protect bit with data-compare function is available for user to verify the data in the memory before enabling the protect bit. * * * Standard CMOS process 1024 x 8 bits EEPROM organization Byte-wise addressing Byte-wise erase/write Irreversible byte-wise write protection Single 5V power supply for read and write/erase Low power operation: - 3 mA typical active current 5 ms programming time 3-wire serial interface 20 KHz serial clock rate Contact configuration and serial interface, ISO standard 7816 (Synchronous Transmission) compatible. High ESD protection: > 4 KV High reliability: - 1,000,000 erase/write cycles guaranteed - 10 years data retention Wide operating temperature range - 0 to +70C Commercial; -40 to +85C Industrial IS23SC4428 IS23SC4428 offers all the features in IS23SC4418. In addition, it offers two bytes of Programmable Security Code (PSC) against unauthorized memory write/erase operations. All the memory, except for the PSC can always be read, but the memory can be written or erased only after PSC verification. If the user fails to enter the correct PSC in eight consecutive attempts, the device will block any further PSC entry attempts and the memory can never be erased or written again. The PSC bytes are pre-programmed by the manufacturer with a code, which is specified for the customer for device transport security purposes, before the devices are shipped to the customer. The Error Counter will be pre-erased by the manufacturer to allow maximum attempts (maximum of eight) for PSC entry. Additional feature of IS23SC4428: * 2-byte Programmable Security Code (PSC) for memory write/erase protection ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. (c) Copyright 1999, Integrated Silicon Solution, Inc. Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 1 IS23SC4418 IS23SC4428 ISSI RESET, BLOCKADE LOGIC HIGH-VOLTAGE GENERATOR, SUBSTATE-CURRENT GENERATOR (R) Vcc RST CLK SENSE AMP AND COMPARATOR SEQUENCER AND SECURITY LOGIC 1024 X 8 EEPROM WITH DECODER 1024 PROTECT BITS (OTP) I/O INTERFACE PROGRAMMING CONTROL GND Figure 1. Block Diagram 2 Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 IS23SC4418 IS23SC4428 Vcc RST CLK NC C1 C2 C3 C4 C5 C6 C7 C8 GND NC I/O NC ISSI (R) Figure 2. Pin Configuration PIN NAMES Pin 1 2 3 4 5 6 7 8 Card Contact C1 C2 C3 C4 C5 C6 C7 C8 Symbol Vcc RST CLK NC GND NC I/O NC Description Supply Voltage Reset Serial Clock No Connect Ground No Connect Serial Data I/O (open drain) No Connect PIN DESCRIPTIONS Symbol Vcc RST Type Card Contact C1 C2 Name and Function Supply Voltage Reset: The device reset pin (RST) is used to take the device out of the power-on reset state (POR). When the operating power is first applied to Vcc, the device goes into POR state. The POR state can be terminated by RST in this sequence: bring RST from 0 to 1 and then change CLK from 0 to 1 (See Figure 3). This reset operation terminates any active command operation. After the POR state has been terminated, a read operation must be performed before any data can be erased or written. Also, IS23SC4418/28 meets the ISO 7816 specification on Answer to Reset function. The Answer to Reset can be invoked by performing the following steps: 1) RST goes from 0 to 1; 2) CLK pulse is applied; 3) RST changes from 1 to 0. If these steps are performed correctly, the device will set the address counter to 0 and the first data bit at byte address 0 will appear on the output (I/O). By continuing to send pulses at CLK, the contents of the following byte addresses can be read out of the device. (See Figure 3) In normal operation, RST controls the data input and output directions. When sending data/command to the device, RST is set to 1. When reading data/PSC verification output from the device, RST is set to 0. (See Figure 4) Serial Clock: This is the device data clock pin. It is used to clock data bits into and out of the device. No Connect Ground Serial Data Input and Output: This pin is where data is shifted in and out of the device. CLK NC GND I/O C3 C4, C6, C8 C5 C7 Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 3 IS23SC4418 IS23SC4428 ISSI tARE (R) VCC RST tRSTS1 tRSTH tH tD CLK 1 2 tDH I/O Bit1 Bit2 Bit31 Bit32 32 tL Figure 3. Reset and Answer to Reset Timing Diagram Data Input Data Output or PSC Verification RST tRE tRSTH tRSTS2 CLK tDS 0 tDH I/O Bit0 Bit1 Bit23 Bit0 Bit1 Bit2 1 23 0 tDH tH 1 2 tL 3 Figure 4. General Timing for Data Input, Data Output and PSC Verification 4 Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 IS23SC4418 IS23SC4428 ISSI Byte 1 S0 S1 S2 S3 S4 S5 A8 A9 A8 A9 A8 A9 A8 A9 A8 A9 A8 A9 Byte 2 A0-A7 A0-A7 A0-A7 A0-A7 A0-A7 A0-A7 Byte 3 D0-D7 Don't Care Don't Care Input data Input data 0 0 1 1 0 1 0 1 0 0 1 1 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 1 1 1 (R) Table 1. Control Words for IS23SC4418/4428 Commands Command Name Read 8-bits data without protect bit Read 9-bits data with protect bit Write and erase without protect bit(1) Write and erase with protect bit(1) Write protect bit with data comparison(1) Compare data Additional Commands for IS23SC4428 only(3) Write Error Counter Verify first PSC byte Verify second PSC byte Write and erase first PSC byte without protect bit(2) Write and erase second PSC byte without protect bit(2) Write and erase first PSC byte with protect bit(2) Write and erase second PSC byte with protect bit(2) Read 8-bits first PSC byte without protect bit(2) Read 8-bits second PSC byte without protect bit Read 9-bits first PSC byte with protect bit Read 9-bits second PSC byte with protect bit 0 1 1 1 1 1 1 0 0 0 0 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 1 1 0 1 1 0 0 0 0 1 1 1 1 1 0 0 1 1 1 1 0 0 0 0 1 0 0 1 1 1 1 0 0 0 0 11 11 11 11 11 11 11 11 11 11 11 FDH FEH FFH FEH FFH FEH FFH FEH FFH FEH FFH Bit Mask PSC byte 1 PSC byte 2 PSC byte 1 PSC byte 2 PSC byte 1 PSC byte 2 Don't Care Don't Care Don't Care Don't Care Notes: 1. If the protect bit of the byte address is enabled, the write command will have no effect on the byte content. 2. If the protect bit of the PSC byte is enabled, the write command will have no effect on the PSC byte. 3. For IS23SC4428, locations (1021-1023) are occupied by Error Counter and PSC codes and thus cannot be used for general data storage. Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 5 IS23SC4418 IS23SC4428 ISSI 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 (R) RST 0 1 CLK I/O S0 S1 S2 S3 S4 S5 A8 A9 A0 A1 A2 A3 A4 A5 A6 A7 D0 D1 D2 D3 D4 D5 D6 D7 Command Address Data Figure 5. Command Entry Sequence GENERAL COMMAND DESCRIPTIONS Read 8-Bits Data The read 8-bit data command allows the user to specify the address (A0-A9) of the data byte to be read from the device. The byte address for the next output data is automatically incremented after every eight clock pulses. The data is output in sequential order, with the data from address n followed by the data from address n+1. (See Figure 6.) Read 9-Bits Data with Protect Bit The read 9-bit data command operates similarly to read 8bit data command except that the protect bit for each byte is output after each 8-bit data and the address for the next output data is incremented after every nine clock pulses. (See Figure 7.) Write/Erase Data Byte without Protect Bit The write/erase data byte without protect bit command writes the new data into the specified byte location. There are three kinds of write/erase operations which are automatically executed by the device: 1. Erase and subsequent write if 203 clock pulses at f < 20 KHz are applied. (See Figure 8.) 2. Write only if 103 clock pulses at f < 20 KHz are applied. This operation is only suitable if single bits of one byte shall be changed only from 1 to 0. (See Figure 9.) 3. Erase only if the input data = FFH and 103 clock pulses at f < 20 KHz are applied. (See Figure 9.) Note: Erase means 0 1. Write means 1 0. If the protect bit of the corresponding byte location is enabled, the write/erase operation will have no effect on the content. Write/Erase Data Byte with Protect Bit The write/erase data byte with protect bit command operates similarly to the write/erase data bytewith protect bit command except that it also writes 0 to the corresponding protect bit. After the protect bit is set to 0 (write protection enabled), it cannot be changed again. (See Figures 8 and 9.) Write Protect Bit with Data Comparison The write protect bit with data comparison command writes 0 to the corresponding protect bit only if the input data and the data in the specified memory location are the same. After the protect bit is set to 0 (write protection enabled), it cannot be changed again. (See Figure 9.) The execution of write/erase commands are terminated after a given number of clock cycles. When the operation is done, the device will bring the I/O state to 0. Only RST transition from 0 to 1 can set the I/O state back to 1. 6 Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 IS23SC4418 IS23SC4428 ISSI Data Output (R) Command Entry RST 0 23 0 1 2 3 4 5 6 7 0 1 0 1 2 3 4 5 6 7 CLK I/O XX S0 ... D7 XX D0 D1 D2 D3 D4 D5 D6 D7 D0 ... D0 D1 D2 D3 D4 D5 D6 D7 XXX Address Start Address (A0-A9) Start Address + 1 to Start Address + (n-1) Start Address + n Figure 6. Read 8-bit Data Command Entry Data Output RST 0 23 0 1 2 3 4 5 6 7 8 0 0 1 2 3 4 5 6 7 8 CLK I/O XX S0 ... D7 XX D0 D1 D2 D3 D4 D5 D6 D7 P8 ... D0 D1 D2 D3 D4 D5 D6 D7 P8 XXX Address X - Don't Care P8 - '0' if the protect bit is enabled. - '1' if the protect bit is disabled. Start Address (A0 - A9) Start Address + 1 to Start Address + (n-1) Start Address + n Figure 7. Read 9-bit Data with Protect Bit Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 7 IS23SC4418 IS23SC4428 ISSI Programming (R) Command Entry RST 0 23 0 1 2 99 102 103 199 202 CLK tE E/W (internal signal) tW Write Erase I/O S0 S1 ... D6 D7 Figure 8. Programming Erase and Write Command Entry Programming RST 0 23 0 1 2 99 102 CLK E/W (internal signal) Erase Only or Write Only I/O S0 S1 ... D6 D7 Figure 9. Programming Erase Only or Write Only 8 Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 IS23SC4418 IS23SC4428 IS23SC4428 SECURITY FEATURES Overview Without entering Programmable Security Code (PSC), only memory read access is possible. However, the content of the PSC addresses (1022 and 1023) cannot be read out. If reading PSC is attempted, 00H will be output. The PSC verification procedure must be performed in the following sequence: 1. 2. 3. 4. Write one to not-written Error Counter bit, address 1021 Enter first PSC byte, address 1022 Enter second PSC byte, address 1023 After successful PSC verification, the Error Counter should be erased to reactivate the 8 PSC entry attempts. If the PSC entry is incorrect, go back to step 1. If all the Error Counter bits have been written, any further PSC entry will be blocked and the memory can never be changed again. ISSI (R) Writing Error Counter The number of erased bits (logic 1) in Error Counter determines the number of possible attempts (maximum of eight). Before PSC entry, only writing of error counter is possible. After PSC is successfully verified, the counter can now be erased. Before disconnecting the supply voltage Vcc, the counter should be erased in order to reactivate the eight attempts. (See Figure 10.) Entry of PSC The least significant PSC byte beginning with the least significant bit must be entered first and then the most significant (see Table 1). If both PSC byte 1's and byte 2's comparisons prove correct, the memory erase/write access will be enabled and PSC may be changed as wished, except the corresponding protect bits are 0 (enabled). (See Figure 11.) Condition when supplied IS23SC4428 is supplied by the manufacturer with a 2-byte PSC (transport security code) which is determined in cooperation with the customer. Command Entry Writing Error Counter RST 0 23 0 1 2 99 102 CLK E/W (internal signal) Write I/O S0 S1 ... D6 D7 Figure 10. Writing Error Counter Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 9 IS23SC4418 IS23SC4428 ISSI Verification in Progress Command Entry (R) RST 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 CLK I/O 1 0 1 1 0 0 1 1 A0 1 1 1 1 1 1 1 D0 D1 D2 D3 D4 D5 D6 D7 Command Address A0 = 0 for PSC byte 1 A0 = 1 for PSC byte 2 PSC byte 1 or byte 2 PSC byte Verification Finished Figure 11. PSC Verification ABSOLUTE MAXIMUM RATINGS Symbol Vcc VI TSTG PMAX Parameter Supply Voltage Input Voltage Storage Temperature Power Dissipation Min. -0.3 -0.3 -40 -- Max. 6 6 125 60 Unit V V C mV CAPACITANCE (TA = 25C, VCC = 5.0V 10%, f = 1 MHZ) Symbol CIN COUT Parameter Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Max. 5 8 Unit pF pF 10 Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 IS23SC4418 IS23SC4428 DC CHARACTERISTICS (TA = 0 to 70C, VCC = 5.0V 10%, GND = 0V) Symbol Parameter VCC ICC VIH VIL IIH IOL IOH Supply Voltage Supply Current Input HIGH Voltage (I/O, CLK, RST) Input LOW Voltage (I/O, CLK, RST) Input HIGH Current (I/O, CLK, RST) Output LOW Current output HIGH Leakage Current VOL = 0.4V, open drian VOH = 5V, open drian Test Conditions Min. 4.5 -- 3.5 0 -- 0.5 -- Typ. 5.0 3 -- -- -- -- -- ISSI Max. 5.5 10 5.0 0.8 10 -- 10 Unit V mA V V A mA A (R) AC CHARACTERISTICS (TA = 0 to 70C, VCC = 5.0V 10%, GND = 0V) Symbol Parameter Clock Frequency Reset Time Answer to Reset Clock HIGH Period Clock LOW Period Write Time Erase Time Reset Setup Time 1 Reset Setup Time 2 Reset Hold Time Write Data Setup Time Write Data Hold Time Read Data Delay Time Rise Time (I/O, CLK, RST) Fall Time (I/O, CLK, RST) (fc = 20 KHz) (fc = 20 KHz) Test Conditions Min. -- 9 20 10 10 5 5 4 4 4 4 4 6 -- -- Typ. 20 -- 50 -- -- -- -- -- -- -- -- -- -- -- -- Max. -- -- -- -- -- -- -- -- -- -- -- -- -- 1 1 Unit KHz s s s s ms ms s s s s s s s s fC tRE tARE tH tL tW tE tRSTS1 tRSTS2 tRSTH tDS tDH tD tR tF Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 11 IS23SC4418 IS23SC4428 ORDERING INFORMATION Commercial Range: 0C to +70C Order Part Number IS23SC4428-X2 IS23SC4428-X3 IS23SC4428-X4 IS23SC4428-X5 IS23SC4428-X6 IS23SC4428-X7 IS23SC4428-X8 Package Sorted wafer Dice in waffle pack after backgrinding to 8-9 mil. Dice in waffle pack after backgrinding to 10-11 mil. Sorted wafers on a ring Individual modules Taped modules Blank cards ISSI (R) Industrial Range: -40C to +85C Order Part Number IS23SC4428-X2I IS23SC4428-X3I IS23SC4428-X4I IS23SC4428-X5I IS23SC4428-X6I IS23SC4428-X7I Package Sorted wafer Dice in waffle pack after backgrinding to 8-9 mil. Dice in waffle pack after backgrinding to 10-11 mil. Sorted wafers on a ring Individual modules Taped modules ISSI (R) Integrated Silicon Solution, Inc. 2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774 Fax: (408) 588-0806 E-mail: sales@issi.com www.issi.com 12 Integrated Silicon Solution, Inc. -- 1-800-379-4774 REV. A 11/01/01 |
Price & Availability of IS23SC4418
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |